The formation condition, microstructure, and growth kinetics of the WO X layer for WO X ReRAM are investigated. To understand the optimal condition for the rapid thermal oxidation process which forms the WO X layer, various annealing temperature and annealing time are systemically studied through TEM, XRD, Raman spectra analyses and electrical characterizations. The growth kinetics for WO X under RTO is found similar to the one for thermal oxidation on silicon. The electrical forming voltages of the WO X cells are also found independent from the oxide thickness, which further suggests the switching behavior of WO X ReRAM takes place at the interface but not the bulk. Introduction The resistive switching memory (ReRAM) has attracted lots of attention as a promising candidate for the next generation nonvolatile memory aiming for high-density memory applications [1] for its simple MIM (metal-insulator-metal) structure, small cell size, high speed, low power consumption, and potential for 3-D stacking. In particular, the tungsten oxide (WO X ) ReRAM [2] possesses excellent electrical properties and is CMOS process compatible. In this work, through evaluating the oxidation temperature and oxidation time, not only the optimized process window is found but the oxidation mechanism and electrical properties are examined as well.
7 shows the Raman spectra of WO X from 400°C and 500°C RTO samples. The 500°C sample shows four strongest modes which agree with the well-defined Raman bands on monoclinic WO 3 at 272, 322, 709, and 807 cm -1 [4] . According to the XRD and Raman results, the monoclinic WO 3 is formed on the surface of WO X layer [5] after RTO at 500°C (but not 400°C). This high quality WO 3 layer plays an important role on electrical properties.
Oxidation Time Dependence The effect of RTO time is further studied. At 500°C RTO, the distribution of the initial resistance remains tight when the RTO treatment is equal or less than 4 minutes. (Fig. 8) . It is also found that the oxidation process of the WO X film follows the silicon oxide growth model proposed by Deal-Grove, et al. [6] , which can be expressed as: t= X 2 / B + X / (B/A), (1) where X is the WO X thickness and t is the RTO time. B/A is the linear rate constant and B is the parabolic rate constant. By solving equation (1), the WO X thickness can be expressed as: X = {-A + (4 B t + A 2 ) 1/2 }/2 (2) As shown in Fig. 9 , the oxidation thickness at different RTO treatment time can be fitted by this equation very well. Assume the rate constant follows the Arrhenius's law, the oxidized thickness can be plotted as a function of 1/T, where T is the RTO temperature (Fig. 10) . From the Arrhenius plot, the calculated activation energy (Ea) of tungsten oxidization is 0.73 eV, close to but smaller than 0.82 eV for the monoclinic WO 3 [7] . With the evidences from the XPS [3] and XRD results, the WO X layer contains not only WO 3 but also tungsten of other oxidized states, which contribute the reduction of the calculated Ea.
The forming voltage is almost independent of annealing time (Fig. 11) , which again indicates the switching of WO X ReRAM device is at the interface but not the bulk of WO X film [8] . The increase of SET and RESET voltages with the annealing time in Fig. 11 can be explained by the voltage drop on the thicker WO X bulk region. The optimized RTO treatment condition is found to be at 500°C for 1 to 4 minutes. With this condition the SET/RESET voltage can be as low as -1V/2V, with the resistance window kept LRS < 10KΩ and HRS > 100KΩ. Fig. 12 shows the hysteresis loops of pulse R-V curve for 500°C/1 minute device. The low operation voltage is obtained without strong degradation indicating good endurance property. Summary The resistance switching characteristics of WO X device is related to the quality of the monoclinic tungsten oxide layer formed at the W-plug surface by the RTO process. The kinetic mechanism for RTO tungsten oxidation can be modeled by Deal-Grove equation and the optimized RTO condition at 500°C/1 minute is sufficient for manufacturing high performance ReRAM devices. Reference Fig. 12 The 100-cycle performance of the pulsed R-V hysteresis loops for a cell processed at RTO 1 min./500 o C. Fig. 1 The initial resistance and WO X thickness for cells processed by RTO 1 min. at different temperature. Fig. 3 The forming voltage and resistance window for cells processed by RTO 1 min. at different temperature. Fig. 2 The pulsed R-V curves of Forming (black), SET (blue) and RESET (red) operations for cells processed by RTO 1 min. at different temperature. Fig. 1 The initial resistance and WO X thickness for cells processed by RTO 1 min. at different temperature. Fig. 3 The forming voltage and resistance window for cells processed by RTO 1 min. at different temperature. Fig. 2 The pulsed R-V curves of Forming (black), SET (blue) and RESET (red) operations for cells processed by RTO 1 min. at different temperature. 
